

# INTERNATIONAL SEARCH REPORT

PCT/JP2004/010244

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L33/00

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2001/010449 A1 (CHIU CHIEN-CHIA ET AL) 2 August 2001 (2001-08-02)	1, 2, 5-7, 11, 13-19, 21, 22, 24, 25, 29
Y	paragraph '0040! - paragraph '0048!; figures 6, 7	9, 10, 12, 20, 23, 26-28, 30
A		3, 4, 8
X	US 6 410 348 B1 (CHEN TZER-PERNG ET AL) 25 June 2002 (2002-06-25)	1-4, 11, 14-19, 21, 22, 24
Y		8-10, 20, 23, 27, 28
A	column 3, line 19 - column 4, line 65; figures 3-6	5-7, 12, 13, 25, 26, 29, 30

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \* & \* document member of the same patent family

Date of the actual completion of the international search

24 February 2005

Date of mailing of the international search report

07/03/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Krause, J

## INTERNATIONAL SEARCH REPORT

PCT/JP2004/010244

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 5 162 878 A (SASAGAWA ET AL) 10 November 1992 (1992-11-10) column 4, line 61 - column 8, line 48; figures 4-7	1, 2, 14-17, 24 3-13, 18-23, 25-30
X A	----- EP 0 404 565 A (MITSUBISHI KASEI POLYTEC CO; MITSUBISHI KASEI CORP; MITSUBISHI KASEI C) 27 December 1990 (1990-12-27) page 3, line 16 - line 54; figure 1	1, 2, 14, 24  3-13, 15-23, 25-30
X A	----- US 6 495 862 B1 (OKAZAKI HARUHIKO ET AL) 17 December 2002 (2002-12-17) column 4, line 1 - column 8, line 49; figures 1-3, 6	1, 14, 24  2-13, 15-23, 25-30
Y A	----- EP 0 361 602 A (PHILIPS ELECTRONICS UK LIMITED; N.V. PHILIPS' GLOEILAMPENFABRIEKEN; PH) 4 April 1990 (1990-04-04) column 3, line 25 - line 49; figure 1	8  1, 24
Y	----- PATENT ABSTRACTS OF JAPAN vol. 2000, no. 06, 22 September 2000 (2000-09-22) -& JP 2000 077713 A (SANYO ELECTRIC CO LTD; TOTTORI SANYO ELECTRIC CO LTD), 14 March 2000 (2000-03-14) abstract	12, 30
Y A	----- PATENT ABSTRACTS OF JAPAN vol. 2000, no. 23, 10 February 2001 (2001-02-10) -& JP 2001 177158 A (MATSUSHITA ELECTRONICS INDUSTRY CORP), 29 June 2001 (2001-06-29) abstract	26  1, 2, 5-7, 14, 18, 19, 21, 22, 25

# INTERNATIONAL SEARCH REPORT

Information on patent family members

PCT/JP2004/O10244

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2001010449	A1	02-08-2001	TW 465123 B JP 2001217467 A	21-11-2001 10-08-2001
US 6410348	B1	25-06-2002	TW 445507 B US 2002134985 A1	11-07-2001 26-09-2002
US 5162878	A	10-11-1992	JP 4264781 A	21-09-1992
EP 0404565	A	27-12-1990	JP 2953468 B2 JP 3024771 A DE 69008931 D1 DE 69008931 T2 EP 0404565 A1 KR 179952 B1 US 5040044 A	27-09-1999 01-02-1991 23-06-1994 08-12-1994 27-12-1990 20-03-1999 13-08-1991
US 6495862	B1	17-12-2002	JP 3469484 B2 JP 2000196152 A US 2003062530 A1	25-11-2003 14-07-2000 03-04-2003
EP 0361602	A	04-04-1990	GB 2223352 A EP 0361602 A2 JP 2123784 A	04-04-1990 04-04-1990 11-05-1990
JP 2000077713	A	14-03-2000	NONE	
JP 2001177158	A	29-06-2001	NONE	

## DESCRIPTION

SEMICONDUCTOR LIGHT EMITTING DEVICE, METHOD OF MANUFACTURING  
THE SAME, AND LIGHTING APPARATUS AND DISPLAY APPARATUS USING  
5 THE SAME

Technical Field

The present invention relates to a semiconductor light  
emitting device and a method of manufacturing the same, as  
10 well as a lighting apparatus and a display apparatus using  
the same.

Background Art

Lighting apparatuses with light emitting diodes (LEDs)  
15 have been gaining attention as a new light source because of  
excellent properties in terms of light emitting efficiency  
and longevity in comparison with incandescent lamps or halogen  
lamps. In order to improve light output of this kind of  
lighting apparatus, a quick solution is to mount LEDs in high  
20 density. However, this solution is not very realistic due  
to current issues regarding production cost and heat  
dissipation in driving when LEDs are mounted in high density.  
A more realistic solution in order to enhance the light output  
is to make luminous efficiency of an LED as high as possible.  
25 Various attempts have been made to this end, and two key  
parameters in making such attempts are Internal Quantum  
Efficiency (IQE) and External Quantum Efficiency (EQE).

The IQE is a parameter indicating the amount of light  
generated in a luminous layer of an LED to the amount of electric

power that is supplied to the LED. The IQE is affected by the crystallinity of a semiconductor and the structure of the luminous layer that constitute the LED.

On the other hand, the EQE is a parameter indicating  
5 an amount of light emitted outside the LED to the amount of supplied electric power, and expressed by a product of the IQE and light extraction efficiency (a proportion of the amount of light emitted outside the LED in the amount of light generated in the LED). The light extraction efficiency is affected by  
10 the shape of a bare chip, the material that covers the bare chip, and the shape of the material. In order to improve the light extraction efficiency, it is common to cover a bare chip with resin so as to minimize the refractive index difference at a boundary between the bare chip and outside of the bare  
15 chip as much as possible.

Moreover, in a case of lighting apparatuses using LEDs, it is common for a light extracting surface of a bare chip to have depressions so that an incident angle of light on the light extracting surface is not fixed to one angle, thus  
20 improving the light extraction efficiency (Japanese Patent No. 2836687, and *Compound Semiconductor*, Vol.8, No.1, pp.39-42, 2002).

As a method of mounting a bare chip on a mounting substrate, flip-chip bonding as shown in FIG.20 is commonly employed.  
25 In the flip-chip bonding as illustrated in FIG.20, a vacuum collet 1300 sticks to a light extracting surface of a bare chip 1100, and the bare chip 1100 is joined with a wiring layer 1210 of a mounting substrate 1200 using ultrasonic bonding. By mounting the bare chip 1100 in this way, the distance between

a light emitting layer of the bare chip 1100 and the mounting substrate 1200 is shortened, thus making it possible to effectively dissipate the heat generated in the light emitting layer. In other words, the flip-chip bonding is very effective  
5 for a lighting apparatus that requires LEDs in high density, in order to ensure a high heat dissipation capacity.

However, mounting bare chips having depressions on the light extracting surface using the flip-chip bonding often causes problems such as decreases in positioning accuracy and  
10 bonding strength, and destruction of the depressions. Specifically, as shown in an enlarged view in the circle in FIG.20, depressions 1111 make it difficult for the vacuum collet 1300 to stick to the bare chip 1100 without fail, and for ultrasonic waves to propagate from the vacuum collet 1300  
15 to the bare chips 1100 sufficiently for bonding. The same kind of problems also occur in display apparatuses having bare chips.

#### Disclosure of the Invention

20 In order to solve the above noted problems, the present invention aims to provide a semiconductor light emitting device that may be firmly attached to a substrate with maintaining excellent light emitting efficiency, and a manufacturing method of the same, and a lighting apparatus and a display  
25 apparatus using the same.

In order to achieve the above object, a semiconductor light emitting device having a luminous layer according to the present invention comprises a light transmission layer disposed over a main surface of the luminous layer, and having

depressions on a surface facing away from the luminous layer, and a transmission membrane disposed on the light transmission layer so as to follow contours of the depressions, and light from the luminous layer is irradiated so as to pass through  
5 the light transmission layer and the transmission membrane.

The above semiconductor light emitting device has the depressions on a surface of the light transmission layer facing away from the luminous layer. Accordingly, the light emitted from the luminous layer is scattered by the depressions or  
10 transmitted efficiently, and thus high light extraction efficiency is maintained, as well as high light emission efficiency. Further, the depressions of the semiconductor light emitting device according to the present invention are filled and covered by the membrane, and therefore it is possible  
15 to suppress destruction of the depressions by ultrasonic waves applied when the bare chip is mounted to a mounting substrate. Because of this, with the semiconductor light emitting device according to the present invention, it is possible to obtain high light emission efficiency.

20 Moreover, with the semiconductor light emitting device according to the present invention, a loss of ultrasonic energy is not large because of the above membrane, even when the chip is mounted to the mounting substrate.

Accordingly, the semiconductor light emitting device  
25 according to the present invention has an advantage to be able to firmly attach to the mounting substrate while maintaining a high emission efficiency.

Note that it is possible to mount the chip to the mounting substrate using flip-chip bonding.

The membrane covers the surface so as to follow the contours of the depressions, without including air or gap. Further, by saying the light transmission layer is disposed over the main surface of the luminous layer, it indicates that the light transmission layer may be disposed either directly on the main surface of the luminous layer, or indirectly above the main surface of the luminous layer.

Further, a semiconductor light emitting device usually has a structure that plural layers are formed on the substrate. The above depressions do not necessarily have to be on a surface of a layer out of the plural layers. For example, the depressions may be formed on one of the main surface of the substrate in a case of the semiconductor light emitting device that irradiate light from the luminous layer through the substrate.

When formed irregularly, the depressions serve a function of light diffusion. When the depressions are at a regular interval, a structure of such depressions is called a photonic crystal (PC) or a photonic band gap (PBG) structure, depending on how the depressions are formed. The PC and PBG structures, in general, are a cyclic structure in which depressions and projections appear cyclically at a micron to  $\lambda/4$  ( $\lambda$  is a wavelength in the medium) order on a surface, and have a characteristic that light having a specific wavelength is selectively reflected and transmitted. Therefore, when the semiconductor light emitting device according to the present invention has the light transmission layer having the depression in either the PC or PBG structure, it is possible to realize a function of allowing the light



to be transmitted easily in the light transmission layer.

The above semiconductor light emitting device may be such that the membrane is formed so as to follow the contours of the depressions on the surface of the light transmission layer. However, it is more desirable that the surface of the membrane facing away from the light transmission layer is substantially flat. Specifically, when mounting the above semiconductor light emitting device to a mounting substrate, the vacuum collet sticks to a surface, from which the light is irradiated, of the device, as described above. If the surface to which the vacuum collet sticks is substantially flat, it is possible that the vacuum collet sticks more firmly. Therefore, it is possible to mount the above semiconductor light emitting device to the mounting substrate more accurately.

A main component of the membrane in the above semiconductor light emitting device may be one of polyimide, epoxy, silicone, and glass. When the glass is used as a material of the membrane, it is possible to use glass by the sol-gel method or low-melting glass. Specific examples of the glass material include (1) a glass material using metal alkoxide (such as tetramethoxysilane and tetraethoxysilane) as starting material, (2) a glass material made from polymer ceramic precursors such as perhydropolysilazane, and (3) a glass material made from such as phosphorus oxide and boronic oxide.

With any of the above listed glass materials, it is possible to form a glass layer (membrane) whose upper surface is substantially flat and filling the depressions, by applying the glass material on the depressions using such as potting

and spin-coating, drying the glass material, and baking the glass material at a temperature of several hundred degrees centigrade.

It is also desirable that the membrane contains a luminous substance that is excited by the light from the luminous layer. It is especially desirable for a lighting apparatus using the semiconductor light emitting device according to the present invention, if the luminous substance contained in the membrane is a material that is able to convert the light from the luminous layer into the white light (such as a phosphor material).

In order to maintain high light extracting efficiency for the above semiconductor light emitting device, it is also desirable that the depressions on the surface of the light transmission layer are at an interval equal to or greater than  $\lambda/4$ ,  $\lambda$  being a wavelength of the light from the luminous layer.

The luminous layer of the semiconductor light emitting device is generally disposed over a transmission substrate in a state being sandwiched between plural layers such as clad layers, contact layers, and buffer layers. The present invention may also be such that the light transmission substrate as a part or all of the light transmission layer has the depressions on one of main surfaces. It is desirable that the light transmission substrate is made of a material having a refractive index that is substantially equal to a refractive index of the luminous layer, because it is effective to maintain high light extraction efficiency. Specifically, the material for the light transmission substrate may be selected from a group of GaN, SiC, and AlN.

The above structure that is characteristics to the

present invention may be applied to a light emitting diode device, as well as a Vertical Cavity Surface Emitting Laser device, a Resonant Cavity Light Emitting Diode device, and a Surface Mount Device.

5 Further, a method of manufacturing the semiconductor light emitting device according to the present invention comprises steps of forming a light transmission layer over a multi-layered body in which the luminous layer is sandwiched between a plurality of layers, the light transmission layer  
10 having depressions on a surface facing away from the luminous layer, and forming a transmission membrane on the light transmission layer so as to follow contours of the depressions.

With the above method of manufacturing the semiconductor light emitting device according to the present invention, it  
15 is possible to obtain a semiconductor light emitting device having high light extraction efficiency, because the depressions is formed on the surface of the light transmission layer facing away from the luminous layer. Further, the transmission membrane is formed on the light transmission layer  
20 so as to fill the depressions, and therefore it is possible to mount the chip firmly with protecting the depressions from destruction when the chip is mounted to the mounting substrate. Specifically, with the above manufacturing method, it is possible to increase the accuracy in mounting when the vacuum  
25 collet sticks to the chip, and to reduce a loss of ultrasonic energy in the depressions when the ultrasonic waves are applied.

Accordingly, with the above described method of manufacturing the semiconductor light emitting device

according to the present invention, a semiconductor light emitting device that has high light emitting efficiency and may be attached to the substrate firmly may be obtained.

As described in the above, the depressions may serve  
5 different functions according to a state of the depressions. When formed irregularly, the depressions serve a function of light diffusion. When the depressions are formed regularly at a fixed interval, a structure of such depressions is called a photonic crystal (PC) or a photonic band gap (PBG) structure.

10 In the method of manufacturing the semiconductor light emitting device according to the present invention, it is also desirable that the membrane contains a luminous substance that is excited by the light from the luminous layer. It is especially desirable that the membrane is polished to a  
15 preferred thickness so that the device may irradiate the white light having a desirable wavelength.

Further, a lighting apparatus according to the present invention is such that the semiconductor light emitting device according to the present invention is mounted to the mounting  
20 substrate.

The above lighting apparatus has the semiconductor light emitting device including the light transmission layer having the depressions on the surface and the membrane that covers the light transmission layer, and therefore it is possible  
25 to maintain high light emitting efficiency and to firmly attach the semiconductor light emitting device to the mounting substrate.

Therefore, the lighting apparatus according to the present invention has high light emitting efficiency and stable

quality.

As described above, the semiconductor light emitting device according to the present invention has the light transmission layer having a surface with the depressions is disposed over the luminous layer. Thus, it is possible to maintain high light extracting efficiency as well as high light emitting efficiency. Further, because the membrane is disposed over the surface so as to fill the depressions, it is possible to realize firm attachment without destroying the depressions when the semiconductor light emitting device is mounted to the mounting substrate.

Further, with the method of manufacturing the semiconductor light emitting device according to the present invention, the light transmission layer having a surface with depressions is formed over the luminous layer on a side that the device irradiate the light, and then the membrane is formed so as to follow the contours of the depressions. Therefore, it is possible to manufacture the semiconductor light emitting device having the above described advantages easily.

In addition, the lighting apparatus according to the present invention has high light emitting efficiency and stable quality, because the above explained semiconductor light emitting device is mounted to the mounting substrate.

A main component of the membrane in the above semiconductor light emitting device membrane may be one of polyimide, epoxy, silicone, glass by the sol-gel method, and low-melting glass. Specific examples of the glass material include (1) a glass material using metal alkoxide (such as tetramethoxysilane and tetraethoxysilane) as starting

material, (2) a glass material made from polymer ceramic precursor such as perhydropolysilazane, and (3) a glass material made from such as phosphorus oxide and boronic oxide.

With any of the above listed glass materials, it is possible to form a glass layer (membrane) whose upper surface is substantially flat and filling the depressions, by applying the glass material on the depressions using such as potting and spin-coating, drying the glass material, and baking the glass material at a temperature of several hundred degrees centigrade.

#### Brief Description Of The Drawings

FIG.1 is a perspective view of a LED chip 1, according to a first embodiment of the present invention.

FIG.2A is a partial sectional view of the LED chip 1.

FIG.2B is a circuit wiring diagram of the LED chip 1.

FIG.3 is a process drawing illustrating a manufacturing process of the LED chip 1.

FIG.4 is a process drawing illustrating a manufacturing process of the LED chip 1.

FIG.5A is a perspective view of a LED module 100 viewed from outside.

FIG.5B is a partial sectional view of the LED module 100.

FIG.6 is a schematic view illustrating a step of flip-chip bonding of the LED chip 1 to a mounting substrate 110.

FIG.7A is a front view of the mounting substrate 110.

FIG.7B is a layout drawing of pads on a LED chip mount unit 1a.

FIG. 8A is a partial sectional view of a lighting apparatus 200 according to the first embodiment, and FIG. 8B is a bottom view of the same.

FIG. 9 illustrates a process drawing illustrating an attachment process of a LED module 100 to a socket 210 of the lighting apparatus 200.

FIG. 10 shows emission spectrum of the lighting apparatus 200.

FIG. 11A illustrates a partial sectional view of an LED chip 3 according to the second embodiment.

FIG. 11B illustrates configuration of a depression 326a of the bare chip 3.

FIG. 12 illustrates manufacturing steps of an LED chip 3.

FIG. 13A illustrates a partial sectional view of a mounting substrate 410 on which an LED module 3 is mounted, and FIG. 13B

FIG. 14 shows an emission spectrum of a lighting apparatus having the LED chip 3.

FIG. 15A is a perspective view of an LED display apparatus according to a third embodiment of the present invention, and FIG. 15B is a sectional view to illustrate a part indicated by B in FIG. 15A.

FIG. 16A is a perspective view of a Vertical Cavity Surface Emitting Laser (VCSEL) device 7 according to a fourth embodiment according to the present invention, and FIG. 16B is a partial sectional view of the VCSEL device 7.

FIG. 17 illustrates manufacturing steps of the VCSEL device 7.

FIG.18 also illustrates manufacturing steps of the VCSEL device 7.

FIG.19 is a sectional view illustrating a Surface Mount Device as a modified example.

5 FIG.20 is a schematic view showing steps in mounting a conventional LED chip 1100 to a mounting substrate 1210.

#### Best Mode for Carrying Out the Invention

10 The following describes preferred embodiments of the present invention with reference to the drawings.

##### [First Embodiment]

In a first embodiment, an LED bare chip (hereinafter referred to as the LED chip) 1 is used as an example of semiconductor light emitting devices.

##### 15 [Structure of LED Chip 1]

The LED chip 1 is explained with reference to FIGs.1 and 2. FIG.1 shows a perspective view. FIG.2A shows a partial sectional view, and FIG.2B shows a circuit wiring diagram, of the LED chip 1.

20 As shown by FIG.1, the LED chip 1 is such that plural light-emitting elements 20 are formed on a non-doped GaN substrate 10. The light emitting elements 20 are disposed on the substrate 10 in a matrix of  $7 \times 5$  in x and y directions respectively to form total 35 regions on the substrate. A  
25 size of one light emitting element 20 is  $285 \mu\text{m}$  in x direction, and  $400 \mu\text{m}$  in y direction. A size of the LED chip 1 is  $2 \text{ mm} \times 2 \text{ mm}$ , for example.

Each of the light emitting elements 20 on the LED chip 1 constitutes a diode structure, and is separated from other



light emitting elements 20 by separation grooves 30, and a bridge wiring 40 electrically connects the 35 diode structures in series.

As shown in FIG.1, a cathode electrode 50 and an anode electrode 60 on each of a pair of opposing corners of the LED chip 1. These electrodes 50 and 60 are an n-electrode and a p-electrode, respectively, of the light emitting elements 20 that is positioned at the both edges of the 35 light emitting elements 20 serially connected by the bridge wiring 40.

Further, as shown in an enlarged part in FIG.1, a lower surface of the non-doped GaN substrate 10 has depressions 11, and a membrane 70 covers the depressions. There is no gap between the membrane 70 and the non-doped GaN substrate 10, even at bottoms of the depressions 11. In other words, a surface having depressions of the non-doped GaN substrate 10 is densely covered with the membrane 70.

A negative direction along a z-axis in FIG.1 (downside of the drawing) is a direction in which light from the LED chip 1 is irradiated. The depressions 11 on the substrate 10 are formed in order that the irradiated light is easily diffused or transmitted and to virtually lower the refractive index difference at the boundary (a irradiation surface). Details regarding this are described in the patent and non-patent references cited in the above, and further explanation is not given here.

As shown in FIG.2A, when the LED chip 1 is viewed in section, a GaN buffer layer 21 (30 nm thick), an n-GaN clad layer 22 (Si doped  $3 \times 10^{18} \text{ cm}^{-3}$ , 2  $\mu\text{m}$  thick), a (InGaN/GaN)  $\times 6$  luminous layer 23 (InGaN is 2 nm thick, and GaN is 8 nm),

a p-GaN clad layer 24 (Mg doped  $3 \times 10^{19} \text{ cm}^{-3}$ , 200 nm thick), and then a p-GaN contact layer 25 (Mg doped  $3 \times 10^{19} \text{ cm}^{-3}$ , 50 nm thick) are layered on the non-doped GaN substrate 10 in a stated order, and finally p-electrodes 26 made of Rh/Pt/Au are formed on a top of the layers.

The (InGaN/GaN)×6 luminous layer 23 indicates a multiplex quantum well structure luminous layer at 6 periods of InGaN/GaN, and irradiates blue light having a wavelength of 460 nm in driving the LED chip 1.

A refractive index of the non-doped GaN substrate 10 is around 2.5, which is substantially the same as a refractive index of the (InGaN/GaN) × 6 luminous layer 23. Therefore, the non-doped GaN substrate 10 is more effective to improve the light extraction efficiency in comparison with a conventional LED chip that utilizes a sapphire (refractive index = 1.7).

The separation grooves 30 are made so as to reach the non-doped GaN substrate 10, and a  $\text{Si}_3\text{N}_4$  membrane 28 as an insulating film covers a surface of the separation grooves 30. On the shelf shaped n-GaN clad layer 22, n-electrodes 27 made of Ti/Au are formed at the boundary between the light emitting element 20 and the separation grooves 30. The bridge wiring 40 made of Ti/Pt/Au connects the n-electrodes 27 to the n-electrodes 26 on the light emitting element 20 that is next to the n-electrodes 27, in one-to-one relation.

On the other hand, the non-doped GaN substrate 10 has the minute depressions 11 having a square-shaped cross-section (the depressions are at an interval of 1  $\mu\text{m}$ , for example) on all over the lower surface. By having the depressions 11 on

the surface of the non-doped GaN substrate 10, the irradiated light from the (InGaN/GaN)  $\times$  6 luminous layer 23 is easily diffused or transmitted. Further, as described above, the membrane 70 is formed on the surface of the non-doped GaN substrate 10 so as to fill the depressions 11. The membrane 70 is mainly made of polyimide resin that transmits light, and contains yellow phosphor material such as  $(\text{Sr}, \text{Ba})_2\text{SiO}_4:\text{Eu}^{2+}$  and ultrafine particles such as  $\text{SiO}_2$  dispersed in the membrane. The membrane 70 is formed so as that a surface of the membrane 70 facing away from the luminous layer becomes substantially flat and a thickness is 80  $\mu\text{m}$  at a thinnest part where there is no depression.

A structure of the depressions 11 is called a photonic crystal (PC) or a photonic band gap (PBG) structure, depending on how the depressions are formed, and depressions of such a structure serve a different function other than the light diffusion, i.e. such a structure allows the depressions to transmit light easily.

The thickness of the membrane 70 is set to 80  $\mu\text{m}$  in order that the LED chip 1 as a whole emits white light, by mixing blue exciting light, having a peak wavelength ranged from 400 to 500 nm, from the (InGaN/GaN)  $\times$  6 luminous layer 23 and yellow light, having a peak wavelength ranged from 550 to 600 nm, generated from the membrane 70 excited by a part of the blue exciting light.

The depressions 11 of the non-doped GaN substrate 10 are square in the present embodiment, as explained above. However, a shape and size of the depressions are not restricted to the above example as long as the shape and size are set

in a range that improves the light extraction efficiency. Round or honey-comb depressions, or straight-line grooves may be employed, for example. Note that it is desirable that the depressions 11 are formed at an interval of  $\lambda/4$  or greater, when the wavelength of the light from the (InGaN/GaN)  $\times$  6 luminous layer 23 is  $\lambda$ .

As shown in FIG.2B, the LED chip 1 is such that the 35 light emitting elements 20 are connected in series by the bridge wiring 40 connecting the light emitting elements 20. When supplying the LED chip 1 with a power of 50 mA via the cathode electrode 50 and anode electrode 60, an operational voltage becomes 120 V. When supplying power to the LED chip 1, it is desirable to secure a path to disperse heat generated at the LED chip 1 by connecting to a mounting substrate and such.

Note that, although the LED chip 1 according to the present embodiment has a structure including the plural light emitting elements 20, it is also possible that one LED chip includes only one light emitting element.

#### [Method of Manufacturing LED Chip 1]

Next, a method of manufacturing the LED chip 1 is explained with reference to FIGs.3 and 4.

As shown in FIG.3A, the GaN buffer layer 21, n-GaN clad layer 22, (InGaN/GaN)  $\times$  6 luminous layer 23, p-GaN clad layer 24, and p-GaN contact layer 25 are layered in a stated order on the non-doped GaN substrate 10, which is  $\phi 5$  cm and 300  $\mu$ m thick, using Metal Organic Chemical Vapor Deposition (MOCVD).

Next, as shown in FIG.3B, grooves 31 are formed by etching at areas where the separation grooves 30 and n-electrodes 27 are formed. The grooves 31 are as deep as to reach the n-GaN

clad layer 22. In forming the grooves 31, although not shown by the drawings, etching is performed after masking the rest of the areas, and the mask is removed after the grooves 31 are formed.

5 As shown in FIG.3C, a part of a bottom surface of each of the grooves 31 is further etched. Grooves 32 are thus formed and penetrate the n-GaN buffer layer 21 to reach the non-doped GaN substrate 10. The separation grooves 30 are formed based on the grooves 32. In order to form the grooves 32, it is  
10 possible to use a laser instead of etching.

As shown in FIG.3D, the  $\text{Si}_3\text{N}_4$  membrane 28 is formed so as to cover an entire surface including wall surfaces of the grooves 32. The  $\text{Si}_3\text{N}_4$  membrane 28 is formed using such as sputtering, in order to achieve insulation and surface  
15 protection. By covering the surfaces of the grooves 32, the grooves 33 are formed. The grooves 32 make only low cuts in the substrate 10, and very superficial, and therefore the grooves 32 will not break the substrate 10.

Next, as shown in FIG.4E, parts of the  $\text{Si}_3\text{N}_4$  membrane  
20 28 where the p-electrodes 26 are to be formed are removed by etching, and then films of Rh/Pt/Au are formed by evaporation. Thus, the p-electrodes 26 are formed.

Then, as shown in FIG.4F, parts of the  $\text{Si}_3\text{N}_4$  membrane  
28 where the n-electrodes 27 are to be formed on the shelf  
25 part next to each of the separation grooves 30 are removed by etching, and then films of Ti/Au are formed by evaporation. Thus, the n-electrodes 27 are formed. Similarly, the bridge wiring 40 made of Ti/Pt/Au is formed so as to connect each p-electrode 26 and n-electrode 27 of two light emitting

elements 20 that are next to each other.

Manufacturing steps from here are the most characteristic part in the present embodiment.

As shown in FIG.4G, a back surface of the non-doped GaN substrate 10 (downside of the drawing) is polished until thickness becomes 150  $\mu\text{m}$  using lap polish. Then, as shown in an enlarged part of FIG.4G, the depressions 11 are etched on the back surface of the non-doped GaN substrate 10. The depressions 11, as described above, are formed at an interval of 1  $\mu\text{m}$ , and an opening of each depression is rectangular.

As shown in FIG.4H, the polyimide acid solution, containing particles of yellow phosphor material such as  $(\text{Sr}, \text{Ba})_2\text{SiO}_4:\text{Eu}^{2+}$ , and  $\text{SiO}_2$  in a dispersed state, is applied to the back surface of the non-doped GaN substrate 10 on which the depressions 11 are formed. The solution is filled in the depressions 11 so that no air bubble is caused inside. And, after heating and hardening at a temperature of 350  $^{\circ}\text{C}$ , the membrane is formed.

The formed membrane is polished so that the LED chip 1 irradiates white light generated by the light from the  $(\text{InGaN}/\text{GaN}) \times 6$  luminous layer 23 mixed with the light excited by the phosphor material in the membrane. For polishing, lap polishing is performed until the thickness of the membrane becomes 80  $\mu\text{m}$ , for example. By this, the membrane 70 is finished.

As a main component of the membrane 70, it is also possible to use such as an epoxy resin or a hard silicone resin, in addition to the above-mentioned polyimide. In this case, it is possible to harden the membrane by heating at a temperature

150 °C. Further, the thickness of the membrane 70 varies according to a relation between the blue light from the (InGaN/GaN) × 6 luminous layer 23 and a proportion of the yellow phosphor contained in the membrane 70. Therefore, in the polishing step, the membrane 70 is polished to a thickness with which a specific color temperature is obtained without fail.

Finally, although not shown in the drawing, the LED chip 1 is finished by dicing the membrane into individual LED chips 1.

In the present embodiment, the non-doped GaN substrate 10 was used as a substrate. However, it is also possible to use a low cost substrate such that a high resistant layer such as an AlGaN layer is formed on an n-GaN substrate. In this case, it is necessary to form the separation grooves so that the high resistant layer is not removed.

[Structure of LED Module 100]

A LED module 100 having the above LED chip 1 is explained with reference to FIG.5.

As shown in FIG.5A, the LED module 100 comprises a disk shaped composite substrate 110 with a diameter of  $\phi 5$  cm and three light emitting units 120 provided on the composite substrate 110. The composite substrate 110 includes a notch 110a used when the LED module is attached to the lighting apparatus 200, and terminals 130 and 140 with which power is supplied from the lighting apparatus 200. Although not shown in the drawing, the guiding hole is formed on a substantial center of the composite substrate 110 in order to improve operability when attached to the lighting apparatus 200.

The three light emitting units 120 on the composite substrate 110 each include the LED chip 1 mounted thereon. Details are explained with reference to a partial sectional view in FIG.5B.

5 As shown in FIG.5B, the LED chip 1 is mounted at a bottom surface of a depression 111 of the composite substrate 110. The LED chip 1 is mounted to the composite substrate 110 using flip-chip bonding, and has an excellent heat dispersion property. A reflective mirror 150 made of aluminum is formed  
10 so as to surround the depression 111 in which the LED chip 1 is mounted. The depression 111 surrounded by the reflective mirror 150 is filled with a resin layer 16, and thereby the LED chip 1 is sealed. Examples of material for the resin layer 160 include a silicon resin and a epoxy resin.

15 An entire part of the reflective mirror 150 and the resin layer 160 that covers the LED chip 1 are further covered by a lens layer 170. Such as a resin material that can be formed in one-piece by molding and a glass material may be used for the lens layer 170. An internal structure of the LED module  
20 100 is explained using FIG.5B illustrating a sectional view taken at line A-A of FIG.5A.

As shown in an enlarged part of FIG.5B, the p-electrodes 26 and n-electrodes 27 of the LED chip 1 are connected to the wiring layer 114 of the composite substrate 110. In addition  
25 to an Au coating applied to a surface of the wiring layer 114, Au layers 180 are inserted between each of the electrodes 26 and 27 and the wiring layer 114. These Au layers are Au bumps that have been disposed on the wiring layer 114 when the LED chip 1 is mounted on the composite substrate 110 by flip-chip



bonding.

Also as shown in an enlarged part of FIG.5B, the composite substrate 110 includes an aluminum layer 112 with 1 mm in thickness, an alumina composite insulating layer 113, and the wiring layer 114 made of copper layered in a stated order. Moreover, although not shown in FIG.5, an alumina composite insulating layer 115 is layered on the wiring layer (See FIG.6).

Thickness of the alumina composite insulating layers 113 and 115 is 100  $\mu\text{m}$ , and thickness of the wiring layer 114 is 25  $\mu\text{m}$ .

The p-electrodes 26 and n-electrodes 27 on the LED chip 1 are mounted on the wiring layer 114 in flip-chip bonding. In FIG.1, predetermined pads on the wiring layer 114 to which the cathode electrode 50 and anode electrode 60 are connected are electrically connected to the terminals 130 and 140, respectively. By this, when driving the LED module 100, power is supplied to the LED chip 1 via the wiring layer 114.

The LED module 100 according to the embodiment of the present invention includes three light emitting units 120, each of which has a structure described above.

While the p-electrodes 26 and n-electrodes 27 on the light emitting elements 20 that are next to each other are connected by the bridge wiring 40 as explained above, the p-electrodes 26 and n-electrodes 27 are connected by being mounted on the composite substrate 110, in order to ensure the connection within the LED chip 1 and to disperse the heat generated in the LED chip 1 to the composite substrate 110 without fail, when driving to emit light.

[Mounting LED Chip 1 to Composite Substrate 110]

Next, a method of mounting the LED chip 1 to the composite substrate 110 with reference to FIG.6 and FIG.7.

As shown in FIG.6, the alumina composite insulating layer 115, which is a top layer of the composite substrate 110, is partially removed at an area where the LED chip 1 is mounted. The composite substrate 110 has areas on which three LED chips 1a, 1b, and 1c are mounted, respectively, as shown in FIG.7A, and the wiring layer 114 connects the positive and negative electrodes of each chip to the terminals 130 and 140, respectively.

As shown in FIG.7B, the wiring layer 114 is, at the areas where LED chips 1a, 1b, and 1c are mounted, patterned to a cathode pad 1151, an anode pad 1152, and island pads 1153 each correspond to each of 35 light emitting elements 20 of the LED chip 1. Among the pads, the cathode pad 1151 and anode pad 1152 are connected to the terminals 130 and 140, respectively, as described above. In addition, Au bumps 180 are formed on each of the pads 1151-1153.

The island pads 1153 have a function to improve the connectivity between the p-electrodes 26 and n-electrodes 27 each on the light emitting elements 20 that are next to each other, as well as a function to transmit the heat generated in the LED chip 1 to the composite substrate 110 at high efficiency. The heat transmitted to the composite substrate 110 is dispersed from the aluminum layer 112 via the wiring layer 114 and alumina composite insulating layer 113. Each of the island pads 1153 is formed independently, and has the above explained important functions.

Back to FIG.6, when the LED chip 1 is mounted to the

composite substrate 110 by flip-chip bonding, a vacuum collet 500 sticks to a surface of the LED chip 1 on which the membrane 70 is formed and then moves down the LED chip 1 till the electrode 26 and 27 come into contact with the Au bumps 180 on the wiring layer 114 of the composite substrate 110. Next, while the electrode 26 and 27 are pressed against the Au bumps 180, ultrasonic waves are applied from the vacuum collet 500. The Au bumps 180 becomes soft by the ultrasonic waves applied to the bumps, and the bonding is finished when application of the ultrasonic waves stops.

As shown in an enlarged part of FIG.6, the membrane 70 is formed on the surface of the LED chip 1 that the vacuum collet 500 sticks to. Because the surface of the membrane 70 that the vacuum collet 500 sticks to is substantially flat as shown in the drawing, it is possible that the vacuum collet 500 sticks to the surface without fail. In addition, the surface that is substantially flat reduces loss of energy in applying the ultrasonic waves from the vacuum collet 500 via the surface.

Further, the membrane 70 also has a function to protect the depressions 11 of the non-doped GaN substrate 10 from being destroyed while the ultrasonic bonding.

[Lighting Apparatus 200 having LED module 100]

A lighting apparatus 200 having a LED module 100 is explained next with reference to FIGs.8 and 9. FIG.8 illustrates a perspective view and a bottom view of the lighting apparatus 200. FIG.9 illustrates an explosion view relating to attachment of the LED module 100.

As shown in FIG.8A, the lighting apparatus 200 comprises

a horn-shaped member 210 and the LED module 100 that is attached inside the horn-shaped member 210. The horn-shaped member 210 includes a power conversion circuit (not shown in the drawings) for converting commercially supplied AC power (100 V and 50/60 Hz, for example) into DC power that is necessary to drive the LED module 100 to emit light.

As shown in FIG.8B, the LED module 100 is disposed so that the aluminum layer 112 of the composite substrate 110 is closely attached to an attaching surface inside the horn-shaped member 210 of the lighting apparatus 200.

Next, as shown in FIG.9, a round depression 211 that corresponds to a shape of the composite substrate 110 of the LED module 100 is formed on the attaching surface of the horn-shaped member 210 to which the LED module 100 is attached.

The bottom of the depression 211 is substantially flat, and a female screw (not shown in the drawings) is disposed at a part closer to an opening of the depression 211 on an inside wall. A guide 212 and flexible terminals 213 and 214 are disposed on the inside wall between the female screw and the bottom surface. Positions of the guide 212 and the flexible terminals 213 and 214 correspond, respectively, to positions of the notch 110a and terminals 130 and 140 of the LED module 100. In addition, a guide pin 215 is disposed at a center of the bottom surface of the depression 211 of the horn-shaped member 210.

The flexible terminals 213 and 214 are flexible and not attached to the bottom surface of the depression 211 of the horn-shaped member 210. When inserting the LED module 100 into the depression 211, both the flexible terminals 213 and

214 are flexed along the inside wall of the depression 211 in advance, before inserting the LED module 100.

In order to attach the LED module 100 to the horn-shaped member 210 having the above structure, the guide 212 is inserted into a guiding hole of the LED module 10, and the LED module 100 is set into the bottom surface of the horn-shaped member 210 by fitting the notch 110a along the guide pin 215. Then, when the LED module 100 is placed on the bottom surface of the depression 211 of the horn-shaped member 210, the flexible terminals 213 and 214 that have been flexed along the inside all of the depression 211 are cranked so as to be connected to the terminals 130 and 140 of the LED module 100, respectively. After that, an O-shaped ring 220 is placed at a circumference of the LED module 100, and a ring-shaped screw 230 is screwed into the female screw disposed on the inside wall of the depression 211. When the ring-shaped screw 230 and female screw are fully screwed together, the attachment of the LED module 100 to the horn-shaped member 210 is completed.

In the lighting apparatus 200 according to the present embodiment, silicone grease is applied between a back side of the LED module 100 and the bottom surface of the depression 211 of the horn-shaped member 210 in order to improve the heat dispersion efficiency. In addition, a high reflection finish is applied to an inside wall of a lampshade part of the horn-shaped member 210 in order to extract light from the LED module 100 at a high light extraction efficiency.

In the lighting apparatus 200 having the above structure, a current 150 mA is supplied to the LED module 100 via the terminals 130 and 140 after converting the commercially

supplied AC power into the DC power at the power conversion circuit in the horn-shaped member. In the LED module 100 to which the current is supplied, the three light emitting units 120 emit the white light. At this time, the heat generated in the LED chip 1 is dispersed to the horn-shaped member 210 via the aluminum layer 112 of the composite substrate 110. Therefore, with the lighting apparatus 200, it is possible to suppress deterioration of the LED chip 1 and to maintain high luminous efficiency, even when the LED chip 1 is driven to emit light for an extended length of time.

Further, by high reflection finishing applied the lampshade part of the horn-shaped member 210, more than 90 % of the white light from the LED module 100 is extracted from the lighting apparatus 200.

A spectral distribution of the white light irradiated by the lighting apparatus 200 according to the present embodiment is illustrated in FIG.10. As shown in FIG.10, the lighting apparatus 200 according to the present embodiment irradiates the white light having a color temperature of 5400 K and an average color rendering index (CRI) of 70. A relative intensity of an emission spectrum becomes its peak in vicinity of wavelengths 460 nm and 560 nm, and especially sharp in vicinity of wavelengths 460 nm. A total luminous flux is 1000 lm, and an on-axis luminous intensity is 2000 cd.

With the lighting apparatus 200 according to the present embodiment, the white light is obtained by mixing blue light from the (InGaN/GaN)  $\times$  6 luminous layer 23 and yellow light that the membrane 70 emits when excited, and accordingly, the CRI is around 70. However, by having the membrane 70 contain

such as Ca-Al-Si-O-N oxynitride phosphor glass that irradiates red light, it is possible to improve the CRI.

[Advantages of LED Chip 1, LED Module 100 Using LED Chip 1, and Lighting Apparatus 200 Using LED Chip 1]

5       As described above, the LED chip 1 according to the present embodiment is such that the depressions 11 are disposed on the surface of the non-doped GaN substrate 10 facing away from the luminous layer, and the membrane 70 is formed so as to cover the depressions 11. Accordingly, as in FIG.6, when  
10       the LED chip 1 is mounted by flip-chip bonding to the composite substrate 110, the depressions 11 on the non-doped GaN substrate 10 are protected. Further, misalignment of the position when mounting is suppressed, because the vacuum collet 500 sticks to the LED chip 1 firmly in flip-chip bonding.  
15       Moreover, when the vacuum collet 500 applies the ultrasonic waves, the membrane 70 prevents the ultrasonic energy from weakening in transmission between the vacuum collet 500 and the LED chip 1, and thus mounting is performed without fail.

20       With the LED module 100 having the LED chip 1 and the lighting apparatus 200 having the LED chip 1, it is possible to obtain high light extraction efficiency, because the depressions 11 of the non-doped GaN substrate 10 of the LED chip 1 are protected. In addition, the LED module 100 having the LED chip 1 and the lighting apparatus 200 having the LED  
25       chip 1 have high light emission efficiency, because the attachment is done firmly when mounting.

      Note that the LED chip 1 according to the present embodiment also has an advantage such that there is no obstacle such as an electrode which blocks the light on a side which

light from the luminous layer is irradiated, and therefore a shadow on an irradiated surface will not appear.

[Second Embodiment]

In a second embodiment, a LED chip 3 as an example of the semiconductor light emitting device is explained.

[Structure of LED chip 3]

The LED chip 3 according to the present embodiment has a similar appearance with the LED chip 1 shown in FIG.1. Specifically, light emitting elements 320 each having a size of  $285\ \mu\text{m} \times 400\ \mu\text{m}$  are disposed in a matrix of  $7 \times 5$ , and a size of the LED chip 3 is  $2 \times 2\ \text{mm}$ . Below, a structure of the LED chip 3 is explained focusing on differences from the LED chip 1, with reference to FIG.11. FIG.11A illustrates a partial sectional view of the LED chip 3, and FIG.11B illustrates a top view of the LED chip 3 without a membrane 370, which will be explained later.

As shown in FIG.11A, the LED chip 3 is formed in a manner that an AlGaN buffer layer 321 (30 nm thick), an n- $\text{Al}_{0.1}\text{Ga}_{0.9}\text{N}$  clad layer 322 (Si doped  $3 \times 10^{18}\ \text{cm}^{-3}$ , 1.5  $\mu\text{m}$  thick), an  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323 ( $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}$  is 3 nm thick, and  $\text{Al}_{0.05}\text{Ga}_{0.95}\text{N}$  is 5 nm thick), a p- $\text{Al}_{0.1}\text{Ga}_{0.9}\text{N}$  clad layer 324 (Mg doped  $3 \times 10^{19}\ \text{cm}^{-3}$ , 200 nm thick), and a p-GaN contact layer 325 (Mg doped  $3 \times 10^{19}\ \text{cm}^{-3}$ , 500 nm thick) are layered on the a non-doped 4H-SiC substrate 310 in a stated order. The  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323 indicates a multiplex quantum well structure luminous layer with 5 periods of  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.06}\text{Ga}_{0.95}\text{N}$ , and irradiates near-ultraviolet light having a wavelength of 380 nm in driving the LED chip 3.



A refractive index of the non-doped 4H-SiC substrate 310 is around 2.3, which is substantially the same as a refractive index of the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323.

5 Structures of a separation groove 330, n-electrode 327, an  $\text{Si}_3\text{N}_4$  membrane 328, and a bridge wiring 340 are the same as in the LED chip 1, and not explained here.

As shown in FIG.11B, depressions are not formed on a back surface of the non-doped 4H-SiC substrate 310 of the LED  
10 chip 3, and an Ni/Al/Pt/Au layer 380 is formed. Further, a p-electrode 326 made of Ni/Au is formed on the p-GaN contact layer 325, and a plurality of depressions 326a are formed so as to penetrate from a surface of the p-GaN contact layer 325 to the p-electrode 326. Details about these depressions are  
15 explained with reference to FIG.11B.

As shown in FIG.11A, the depressions 326a are in a round shape formed at a period of 1  $\mu\text{m}$ , and as described above, the depressions have a function to make light irradiated from the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323 is easily  
20 dispersed or transmitted. The depressions 326a are formed over an entire area of the p-electrode 326 that irradiates the near-ultraviolet light from the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323.

Back to FIG.11A, an upper surface of the LED chip 3 where  
25 electrodes 326 and 327 are formed is entirely covered by the transmission membrane 370. Although not shown in the drawing, the membrane 370 is not formed on parts corresponding to a cathode electrode 50 and an anode electrode 60 in FIG.1.

The membrane 370 is 50  $\mu\text{m}$  thick, mainly composed of a

hard silicon resin having light transmissivity, and is formed so as to fill the depressions 326a completely and so that an external surface is substantially flat. Moreover, the membrane 370 contains, in a dispersed state, a phosphor material that is excited to emit light by the near-ultraviolet light from the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323, and fine particles of  $\text{SiO}_2$ . The phosphor material to be selected may be any phosphor material that is excited by the near-ultraviolet light so that the white light is irradiated from the LED chip 3 as a result. Examples of such a phosphor material that may be applied are in the following.

Example 1: A combination of blue phosphor material, green phosphor material, and red phosphor material, emitting blue light, green light, and red light, respectively when excited by the near-ultraviolet light.

Example 2: A combination of the phosphor material in the Example 1, and yellow phosphor material emitting yellow light when excited by the near-ultraviolet light.

Example 3: A combination of blue phosphor material and yellow phosphor material, emitting blue light and yellow light, respectively, when excited by the near-ultraviolet light.

Example 4: A combination of the phosphor material in the Example 3, and red phosphor material emitting red light when excited by the near-ultraviolet light.

Example 5: A combination of blue phosphor material emitting blue light when excited by the near-ultraviolet light, and green phosphor material and red phosphor material, emitting green light and red light, respectively, when excited by the blue light emitted from the blue phosphor material.


Example 6: A combination of blue phosphor material emitting blue light when excited by the near-ultraviolet light, green phosphor material emitting green light when excited by the blue light emitted from the blue phosphor material, and red phosphor material emitting red light when excited by the green light emitted from the green phosphor material.

The above examples are just examples, and do not restrict the present invention. Any other combination with which the white light is obtained from the LED chip 3 may be employed.




In addition, in the above examples, the blue light indicates light having a peak wavelength of light emission falls in a range of 400 nm to 500 nm, the green light indicates light having a peak wavelength of light emission falls in a range of 500 nm to 550 nm, the red light indicates light having a peak wavelength of light emission falls in a range of 600 nm to 680 nm, and the yellow light indicates light having a peak wavelength of light emission falls in a range of 550 nm to 600 nm.

Specifically, the following phosphor materials may be utilized.

Blue Phosphor Material:




Green Phosphor Material:





Yellow Phosphor Material:





Red Phosphor Material:



5        Moreover, among the substances contained in the membrane 370,  $\text{SiO}_2$  is ultrafine particles having a diameter ranged from a couple 10 nm to a couple 100 nm. The following may be used as fine particles contained in the membrane 370, other than  $\text{SiO}_2$  as described above:  $\text{Al}_2\text{O}_3$ ,  $\text{ZnO}$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$ ,  
10         $\text{SnO}_2$ ,  $\text{Ta}_2\text{O}_3$ ,  $\text{Nb}_2\text{O}_3$ ,  $\text{BaSO}_4$ ,  $\text{ZnS}$ ,  $\text{V}_2\text{O}_5$ , and a mixture of any of the above substances.

      A circuit configuration of the LED chip 3 of the above structure is such that the 35 light emitting elements 320 are connected in series as FIG.2B, and the near-ultraviolet light  
15        from the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323 is converted into the white light at the membrane 370 and irradiated from the upper surface shown in FIG.11A. Driving voltage of the LED chip 3 is 120 V, when the heat dispersion is ensured and a current of 50 mA is supplied.

20        [Method of Manufacturing LED Chip 3]

      Next, a method of manufacturing the LED chip 3 is explained with reference to FIG.12. In manufacturing the LED chip 3, steps after the step shown in FIG.4F are explained, because the steps from the beginning to FIG.4F are the same  
25        as the method of manufacturing the LED chip 1, although material used is not the same.

      FIG.12A shows a step at which formation of the p-electrode 326 and n-electrode 327 is completed.

      Next, as shown in FIG.12B, the lower surface of the

non-doped 4H-SiC substrate 310 is polished till a thickness of the substrate becomes 150  $\mu\text{m}$ . After the polishing, the Ni/Al/Pt/Au layer 380 is formed on the polished surface using evaporation.

5           As shown in FIG.12C, the depressions 326a in a pattern shown in FIG.11B are etched to an area where the p-electrode 326 is to be formed. Etching is performed in a manner that a surface of the p-GaN contact layer 325 becomes bottom surfaces of the depressions 326a. The depressions 326a are formed at  
10 a period of 1  $\mu\text{m}$  and a shape of openings of the depressions 326a is round.

Then silicon resin containing phosphor material is applied to an entire upper surface of the chip, and the membrane 370 is formed after heating the silicon resin at a temperature  
15 of 150 °C and hardening. When applying the silicon resin, a special care needs to be taken so that the depressions 326a does not include air inside. In addition, parts corresponding to the cathode electrode and anode electrode are masked so that the silicon resin is not applied.

20           Finally, after lap polishing is performed until the thickness of the membrane becomes 50  $\mu\text{m}$ , the manufacturing of the LED chip 3 is completed by dicing the membrane into LED chips.

[Structure of LED module]

25           A LED module having the above LED chip 3 is explained with reference to FIG.13. FIG.13A illustrates a partial sectional view of the LED module, and FIG.13B illustrates a connection between the LED chip 3 and a wiring layer 414.

As shown in FIG.13A, main components of the LED module

include a ceramics substrate 410 having a depression 411 whose opening has a diameter of  $\phi 3$  mm, and the LED chip 3 that is connected to a bottom surface of the depression 411. A reflective mirror 450 made of aluminum (thickness: 0.5 mm, diameter of an upper part of an opening: 4 mm) is attached over the ceramics substrate 410 so as to surround the depression 411. A resin layer 460 is filled in the depression 411 surrounded by the reflective mirror 450, so as to firmly fix the LED chip 3. An upper surface of the resin layer 460 is substantially even with an upper surface of the reflective mirror 450, and a lens layer 470 is formed to cover the upper surfaces.

As shown in FIG.13A, the ceramics substrate 410 is a substrate with a diameter of  $\phi 5$  cm and having a laminated structure. The ceramics substrate 410 is structured such that an AlN layer 412 with 0.5 mm in thickness, the wiring layer 414 that is 25  $\mu$ m in thickness and made of copper or tungsten with, and a ceramics layer 415 are layered in a stated order on the ceramics substrate 410. At a part where the depression 411 is formed, the ceramics layer 415 as a top layer is removed, and the wiring layer 414 is patterned into two parts, a cathode electrode side and an anode electrode side. Further, an Au coating is applied to a surface of a part (pad) where the wiring layer 414 is exposed because the ceramics layer 415 is removed by the depression 411. Although not shown in the drawing, a lower surface of the ceramics substrate 410 is applied with an Au coating in order to improve the heat dispersion property.

It is possible to use a layer made of  $\text{Al}_2\text{O}_3$ , BN, MgO, ZnO, or SiC for the ceramics substrate 410, instead of the

AlN layer 412.

The LED chip 3 is disposed on the bottom surface of the depression 411 of the ceramics substrate 410, and Au layers 480 are inserted between the Ni/Al/Pt/Au layer 380 and the wiring layer 414 of the ceramics substrate 410. The Au layers are the Au bumps that are placed on the wiring layer 414 when the chip is mounted, as explained already. As shown in FIG. 13B, the LED chip 3 is connected onto a cathode pad 414a, which is a larger one of two pads (the cathode pad 414a and anode pad 414b) that are extending from facing sides of the inside wall of the depression 411. The cathode electrode 350 and anode electrode 360 of the LED chip 3 are connected to the cathode pad 414a and anode pad 414b via bonding wires 481 and 482, respectively.

In the present embodiment, the LED chip 3 and the pads 414a and 414b on the ceramics substrate 410 are connected by wire bonding. However, it is also possible, instead of connecting electrically by wire bonding, that the LED chip 3 and the pads are connected using bumps or by soldering, by a metal piece disposed in a penetrating hole in the LED chip 3 so as to dispose an electrode on a back surface of the LED chip 3.

Structures of the reflective mirror 450, the resin layer 460, and the lens layer 470 are the same as in the LED chip 1, and therefore not explained in detail.

Although not shown in the drawing, the LED module according to the present embodiment has substantially the same structure as the LED module in FIG. 5, other than the structure of and connection to the LED chip 3. A lighting apparatus

having the LED module may be the same structure as shown in FIG.8, or may have a different structure.

The lighting apparatus having the LED chip 3 according to the present embodiment irradiates white light having a color temperature of 4600 K and an average CRI of 90 by supplying a DC electricity of 150 mA to the LED module. A total luminous flux of this lighting apparatus is 1000 lm, and on-axis luminous intensity is 2000 cd. A spectral distribution of the white light irradiated by the lighting apparatus according to the present embodiment is illustrated in FIG.14.

As shown in FIG.14, a relative intensity of an emission spectrum shows a sharp peak in vicinity of wavelengths 620 nm, and is relatively high in vicinity of wavelengths between 450 nm and 620 nm.

[Advantages of LED Chip 3, LED Module Using LED Chip 3, and Lighting Apparatus Using LED Chip 3]

As described above, the LED chip 3 according to the present embodiment is such that the depressions 326a are on a side of the p-electrode 326 which the near-ultraviolet light from the  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N}/\text{Al}_{0.05}\text{Ga}_{0.95}\text{N} \times 5$  luminous layer 323 passes through, and the membrane 370 is formed so as to cover the depressions 326a. When the LED chip 3 is mounted to the ceramics substrate 410, a vacuum collet sticks to the surface of the membrane 370, then the ultrasonic waves are applied after the LED chip 3 is pressed to the ceramics substrate 410. By forming the membrane 370, it is possible to mount the LED chip 3 without fail, because the vacuum collet firmly sticks to the LED chip 3, and the ultrasonic energy is not lost in the depressions 326a of the p-electrode 326. Further, because



the loss of the ultrasonic energy in the depressions 326a is small and the surface of the depressions 326a is protected by the membrane 370, the depressions 326a are not destroyed by application of the ultrasonic waves when the chip is mounted.

5 Such advantages are the same as the case of the first embodiment.

Because of the above advantages that the LED chip 3 has, it is possible that the LED module and the lighting apparatus having the LED chip 3 obtains, as in the case of the first embodiment, high light extraction efficiency and excellent  
10 heat dispersion property because the LED chip 3 is firmly attached when mounting. Thus, the LED module and the lighting apparatus having the LED chip 3 have such advantages that high light-emission efficiency and longevity.

Further, as in the LED chip 3 according to the present  
15 embodiment, when the p-electrode 326 and n-electrode 327 are disposed on one side, it is necessary, in general, to remove the luminous layer at the part where the n-electrode 327 is disposed, and therefore it is unavoidable that a luminous area becomes smaller. However, in the LED chip 3 according to the  
20 present embodiment, the light emitting elements are connected using the bridge wiring 380 in the LED chip 3, and it is possible to make the n-electrode 327 smaller in comparison with a case in which the light emitting elements are connected using bonding wires or bumps (For example, the n-electrode 327 can  
25 be 10  $\mu\text{m}$  square, when it is 100  $\mu\text{m}$  square when using bonding wires or bumps). Thus, by using the LED chip 3, the luminous area becomes wider, because it is possible to make an area of the p-electrode 326 under which the luminous layer is formed wider according to an area that the n-electrode 327 is made

smaller.

For example, when a size of each light emitting element of the LED chip is  $285\ \mu\text{m} \times 400\ \mu\text{m}$ , and an overlapping margin for attachment is  $25\ \mu\text{m}$  wide from an edge, an effective area becomes  $82250\ \mu\text{m}^2$ . Further, the luminous area per light emitting element of the LED chip 3, in which the area of the n-electrode accounts for  $10 \times 10\ \mu\text{m}^2$ , according to the present embodiment becomes  $82250 - 10 \times 10 = 82150\ \mu\text{m}^2$ . Calculating in the same way, a luminous area per light emitting element of a conventional LED chip, in which the area of the n-electrode accounts for  $100 \times 100\ \mu\text{m}^2$ , becomes  $72250\ \mu\text{m}^2$ . In comparison, it is clear that the luminous area of the LED chip 3 according to the present embodiment is 1.13 times as large as that of the conventional LED chip.

Moreover, by making the luminous area wider, the current density may be reduced when the same current is supplied as the case in which the luminous area is smaller, and thus it is possible either to suppress the heat, or to increase quantity of light by supplying more current till the level of current density becomes the same as the case of the smaller luminous area.

As described above, the LED chip 3 according to the present embodiment has an advantage that, when the light emitting elements are connected using bridge wiring on the chip, it is possible to increase the luminous area even when the total chip area is the same, in comparison with the case in which the LED chip made of one light emitting element is connected by wire bonding or bumps.

Although the non-doped 4H-SiC substrate 310 is used as

a substrate in the LED chip 3 according to the present embodiment, it is also possible to use a substrate of an n-SiC substrate on which a layer having a high resistance such as an AlGaN layer is formed. In this case, it is necessary that a  
5 separating groove does not completely remove the layer having high resistance.

Moreover, if the cathode electrode is connected to the n-SiC substrate in the LED chip 3, it is not necessary to use a bonding wire between the cathode pad and the cathode  
10 electrode.

As explained above, when the n-SiC substrate is used in place of the non-doped 4H-SiC substrate, it is possible to disperse the generated heat to the mounting substrate even when the luminous layer comes upper side, because the n-SiC  
15 substrate has as high heat conductance as metal.

It is also possible to use sapphire, AlN, and Si for the substrate, even though heat conductance of those material is not as good.

[Third Embodiment]

20 Next, a structure of an LED display apparatus 6 according to a third embodiment of the present invention is explained with reference to FIG.15.

As shown in FIG.15A, the LED display apparatus 6 according to the present embodiment is such that a reflective mirror  
25 62 and a lens 63 are layered, in a stated order, in an area on a main surface of a composite substrate 61, and 256 light emitting units 66 are formed in  $16 \times 16$  in this area. Connecting terminals 64 and 65 that connect between the LED display apparatus 6 and a driving circuit to drive the LED display

apparatus 6 are formed in the other areas on the main surface of a composite substrate 61. The connecting terminals 64 and 65, respectively, are connected to the LED chip 67 that constitutes each of the light emitting units 66 via wiring layers 615 and 616 formed as a part of the composite substrate 61 (See FIG.15B).

As shown in FIG.15B, the light emitting units 66 of the LED display apparatus 6 has such a structure that the LED chip 67 is attached to a conductive land 617 that is disposed on the main surface of the composite substrate 61, i.e. the LED chip 67 is mounted to the composite substrate 61 by flip-chip bonding. Then, the reflective mirror 62 is disposed so as to surround the LED chip 67, and the lens 63 is formed so as to cover the LED chip 67 and the reflective mirror 62.

The composite substrate 61 is formed by a metal layer 611 and three insulating layers 612-614, and wiring layers 615 and 616 are formed, respectively, between the insulating layer 613 and 614 and between the insulating layers 612 and 613. The conductive land 617 and each of the wiring layers 615 and 616 are connected by a via hole.

As shown in FIG.15B, the LED chip 67 has the same structure as the light emitting element 20 in the LED chip 1 shown in FIG.2. Further, as shown in an enlarged part of FIG.15B, minute depressions 6711 having a square shaped opening are formed on an entire surface of a non-doped GaN substrate 671 on a side that the light is irradiated (upper side in the drawing). The depressions 6711 are formed at an interval of 1  $\mu\text{m}$ , for example.

A membrane 672 is formed on the non-doped GaN substrate

671 so as to fill the depressions 6711. As in the first embodiment, the membrane 672 is mainly made of a polyimide resin having transmissivity, and contains a yellow phosphor material such as  $(\text{Sr}, \text{Ba})_2\text{SiO}_4:\text{Eu}^{2+}$ , and ultrafine particles such as  $\text{SiO}_2$  in a dispersed state. The membrane 672 is formed so as to be 80  $\mu\text{m}$  thick at the thinnest part (parts that do not have the depression 6711), and so that a surface is substantially flat. A structure of the membrane 672 is the same as in a case of the first embodiment.

With the LED display apparatus 6 according to the third embodiment, as in the first embodiment, it is possible to protect the depression 6711 and suppress displacement of the LED chip 67 when the LED chip 67 is mounted to the composite substrate 61 by flip-chip bonding. Further, by having the membrane 672, the ultrasonic energy applied does not become weakened between the vacuum collet and LED chip when the vacuum collet applies the ultrasonic waves.

With the LED display apparatus 6 having the above structure, the depressions 6711 on the non-doped GaN substrate 671 of the LED chip 67 are protected, and thus it is possible to obtain high light extraction efficiency, as well as high light emitting efficiency due to a firm attachment in mounting.

The LED display apparatus 6 according to the present embodiment illustrates an example of the present invention, and the present invention is not restricted by this embodiment. For example, it is possible to use TFT substrate instead of the composite substrate 61.

#### [Fourth Embodiment]

A structure of a fourth embodiment is explained below,

with reference to FIG.16. In the present embodiment, a Vertical Cavity Surface Emitting Laser (hereinafter referred to as VCSEL) device is taken as an example.

As shown in FIG.16A, a VCSEL device 7 according to the present embodiment is such that a cathode electrode 72 is disposed on one of main surfaces of a SiC substrate 71 (lower surface in FIG.16A), a phosphor layer 74 is formed on a part of the other side of main surfaces (upper surface in FIG.16A), and an anode electrode 75 is disposed on the rest of the same side of main surfaces. A total number of 36 VCSEL cells 73 are formed in the area of the SiC substrate 71 that is covered by the phosphor layer 74. As shown in the drawing by a partial cutout part, an anode electrode 738 (See FIG.16B) of each of the VCSEL cells 73 and the anode electrode 75 disposed on the main surface of the SiC substrate 71 are connected by an Al bridge wiring 76.

As shown by a sectional view of FIG.16B taken at a plane indicated by C-C, there are 6 VCSEL cells 73 at the section of the VCSEL device 7. As shown in an enlarged view of FIG.16B, the VCSEL cell 73 is formed the SiC substrate 71, the cathode electrode 72 that is formed on one of the main surfaces of the SiC substrate 71, and layers that are layered on the other side of the main surfaces on which the phosphor layer 74 is formed. The layers that are layered on the other side of the main surfaces are formed on the SiC substrate 71 such that a semiconductor DBR layer 731, an n-clad layer 732, an active layer having a multiplex quantum well structure (hereinafter referred to as MQW layer) 733, and a p-clad layer 734 are layered in a stated order, and an SiN passivation layer 735 and an

anode electrode 736 are formed so as to enclose a layered part of the above layers. Further, an ITO layer 737 and a dielectric DBR layer are layered in a stated order on a part of a surface of the p-clad layer 734 that is enclosed by the anode electrode  
5 736.

As explained above, each of the VCSEL cells 73 of the VCSEL device 7 is structured by the SiC substrate 71, the cathode electrode 72, and the above-described more than one components 731-738. Further, a characteristics of the above VCSEL device  
10 7 according to the present embodiment is in that the phosphor layer 74 covers an entire part where the VCSEL cells 73 are formed. Specifically, as in the first to third embodiments, covering an entire VCSEL cells 73 by the phosphor layer 74 protects the anode electrode 736 and such of each of the VCSEL  
15 cells 73 from being damaged when mounting the VCSEL device 7, and also ensures an accurate mounting. In addition, it is possible to obtain the same effect as in the first and second embodiments.

Next, a method of manufacturing the VCSEL device 7  
20 according to the present embodiment is explained with reference to FIGs. 17 and 18. Both FIGs. 17 and 18 illustrate the same one of the VCSEL cells 73, for convenience.

As shown in FIG. 17A, the semiconductor DBR layer 731, the n-clad layer 732, the MQW layer 733, and the p-clad layer  
25 734 are layered, in a stated order, on one of the main surfaces of the SiC substrate 71.

As shown in FIG. 17B, a mask (not shown in the drawing) is formed at an area of a surface of the p-clad layer 734, specifically, an area where the VCSEL cells 73 are formed,

and etching is performed with the n-clad layer 732 as a stopper layer. By this etching, the MQW layer 733 and p-clad layer 734 remain in projections on an area on the surface of the n-clad layer 732.

5 As shown in FIG.17C, the semiconductor DBR layer 731 and n-clad layer 732 are etched so as to be slightly larger in section than the MQW layer 733 and p-clad layer 734. After this, as shown in FIG.17D, the Al bridge wiring 76 is formed so as to reach the surface of the SiC substrate 71 and a part  
10 of the surface of the n-clad layer 734.

As shown in FIG.18E, the SiN passivation layer 735 is formed so as to cover a surface that the Al bridge wiring 76 and n-clad layer 732 remain and the area of the surface the p-clad layer 734.

15 Next, as shown in FIG.18F, the anode electrode 736 is formed on an area of a surface of the SiN passivation layer 735 and the area of the p-clad layer 734.

As shown in FIG.18G, an ITO layer 737 and a dielectric DBR layer 738 are layered in a stated order at the area of  
20 the surface of the p-clad layer 734 surrounded by the anode electrode 736. In addition, as shown in FIG.18H, the cathode electrode 72 is formed on an entire surface of the other main surface of the SiC substrate 71.

Although not shown in the drawing, after a step shown  
25 in FIG.18H, the phosphor layer 74 is formed, where necessary, on the surface of the SiC substrate 71 where the above elements 731-738 are formed. Finally, the VCSEL cells 73 of the VCSEL device 7 is completed after the SiC substrate 71 is cut into units as shown in FIG.16.



As described above, in manufacturing the VCSEL device 7, the phosphor layer 74 is formed so as to form an entire area where the VCSEL cells 73 to be formed. The phosphor layer 74 is formed so as that its surface becomes substantially flat. Therefore, an advantageous effect may be obtained because it is possible to mount the VCSEL device 7 to the substrate using the surface of the phosphor layer 74.

Although the present embodiment is explained by taking the VCSEL device as an example, the same effect may be obtained when applied to a Resonant Cavity Light Emitting Diode (RC-LED) that has substantially the same structure as the VCSEL device. [Other Matters]

The first to fourth embodiments are examples to explain the characteristics of the structures and effects of the present invention, and the present invention is not restricted by these embodiments. For example, in the first and second embodiments, the white light irradiated from each of the light emitting units 120 is generated by the light from the luminous layer mixing with light generated by the luminous substance being excited by the light from the luminous layer. However, it is also possible that either the white light or mono color light is generated using mono-color LED modules, or mixing mono-color LED lights.

Moreover, although the membranes 70 and 370 in the LED chips 1 and 3 contain the phosphor material and such, the phosphor material and such do not necessarily have to be contained. Basically, these membranes are formed in order to allow the vacuum collet to stick to the LED chips 1 and 3 more firmly when the LED chips are mounted, as well as to

reduce the loss in the ultrasonic energy. Thus, whether or not the phosphor material is contained is not an essential part of the present invention.

In addition, the examples of the material to form the membrane 70 listed in the first embodiment are organic resins such as polyimide, epoxy, and silicone. However, it is also possible to use glass by the sol-gel method or low-melting glass for the membrane 70. Specific examples of the glass material include (1) a glass material using metal alkoxide (such as tetramethoxysilane and tetraethoxysilane) as starting material, (2) a glass material made from polymer ceramic precursors such as perhydropolysilazane, and (3) a glass material made from such as phosphorus oxide and boronic oxide.

With any of the above listed glass materials, it is possible to form a glass layer (membrane) whose upper surface is substantially flat and filling the depressions, by applying the glass material on the depressions using such as potting and spin-coating, drying the glass material, and baking the glass material at a temperature of several hundred degrees centigrade.

Further, with the above semiconductor light emitting devices explained in the first to fourth embodiments, the advantages that the vacuum collet firmly sticks to the LED chip may be obtained even without applying the ultrasonic waves when the LED chip is mounted.

It is also possible to modify the structures of the display device 6 and VCSEL device 7 explained in the third and fourth embodiments, respectively, within a scope in which the effects of the present invention may be obtained.

Moreover, the present invention may be applied to a Surface Mount Device (SMD) illustrated in FIG.19. As shown in FIG.19, an SMD 8 to which the present invention is applied is structured so that a pair of external electrodes 82a and 82b are disposed on a mounting substrate 81, and a LED chip 82 is mounted to the electrodes 82a and 82b by flip-chip bonding with bumps therebetween, and the LED chip 82 and electrodes 82a and 82b over the mounting substrate 81 are covered by a resin package 85.

As shown in an enlarged part in FIG.19, the LED chip 82 of the SMD 8, like the LED chip 67 in the second embodiment described above, has a surface with depressions 8311, and a membrane 8322 covers the LED chip 67 so as to fill the depressions. With the SMD 8 having the above structure, it is possible to obtain the same effects as the above first to fourth embodiments, because damages to the depressions in mounting the LED chip 82 to the mounting substrate 81 may be reduced.

#### Industrial Applicability

The present invention is effective to realize a high power semiconductor light emitting device having high light output, and a lighting apparatus and a display device using such a semiconductor light emitting device.

## CLAIMS

1. A semiconductor light emitting device having a luminous layer, comprising:

5 a light transmission layer disposed over a main surface of the luminous layer, and having depressions on a surface facing away from the luminous layer; and

a transmission membrane disposed on the light transmission layer so as to follow contours of the depressions,

10 wherein

light from the luminous layer is irradiated so as to pass through the light transmission layer and the transmission membrane.

15 2. A semiconductor light emitting device according to Claim 1, wherein a surface of the membrane facing away from the light transmission layer is substantially flat.

3. A semiconductor light emitting device according to Claim  
20 1, wherein a main component of the membrane is one of polyimide, epoxy, and silicone.

4. A semiconductor light emitting device according to Claim  
25 1, wherein a main component of the membrane is glass.

5. A semiconductor light emitting device according to Claim 1, wherein the membrane contains a luminous substance that

is excitable by the light from the luminous layer.

6. A semiconductor light emitting device according to Claim 5, wherein the light from the luminous layer is converted into white light by passing through the membrane.

7. A semiconductor light emitting device according to Claim 5, irradiating white light generated by light from the luminous substance being excited mixing with the light from the luminous layer.

8. A semiconductor light emitting device according to Claim 1, wherein the depressions are at an interval equal to or greater than  $\lambda/4$ ,  $\lambda$  being a wavelength of the light from the luminous layer.

9. A semiconductor light emitting device according to Claim 1, wherein

the light transmission layer is formed from at least a light transmission substrate, and

the luminous layer is sandwiched between a plurality of layers and is disposed over the light transmission substrate.

10. A semiconductor light emitting device according to Claim 9, wherein the depressions are on a main surface of the light transmission substrate facing away from the luminous layer.

11. A semiconductor light emitting device according to Claim 9, wherein the light transmission substrate is made of a material having a refractive index that is substantially equal to a refractive index of the luminous layer.

5

12. A semiconductor light emitting device according to Claim 11, wherein the material for the light transmission substrate is selected from a group of GaN, SiC, and AlN.

10 13. A semiconductor light emitting device according to Claim 9, wherein a reflective film is disposed on a surface of the luminous layer facing away from the light transmission layer.

14. A semiconductor light emitting device according to Claim 1, being a light emitting diode device.

15

15. A semiconductor light emitting device according to Claim 1, being a Vertical Cavity Surface Emitting Laser device.

20 16. A semiconductor light emitting device according to Claim 1, being a Resonant Cavity Light Emitting Diode device.

17. A semiconductor light emitting device according to Claim 1, being a Surface Mount Device.

25

18. A lighting apparatus comprising a mounting substrate, and a semiconductor light emitting device mounted on a pad

on a surface of the mounting substrate, wherein:

the semiconductor light emitting device includes;

a luminous layer;

5 a light transmission layer disposed over a main surface of the luminous layer, and having depressions on a surface facing away from the luminous layer; and

a transmission membrane disposed on the light transmission layer so as to follow contours of the depressions, and

10 light from the luminous layer is irradiated so as to pass through the light transmission layer and the transmission membrane.

19. A lighting apparatus according to Claim 18, wherein  
15 a surface of the membrane facing away from the light transmission layer is substantially flat.

20. A lighting apparatus according to Claim 18, wherein  
20 a main component of the membrane is glass.

21. A display apparatus comprising a mounting substrate, and a plurality of semiconductor light emitting devices each mounted on a pad on a surface of the mounting substrate, wherein

25 each of the semiconductor light emitting devices includes:

a luminous layer;

a light transmission layer disposed over a main surface

of the luminous layer, and having depressions on a surface facing away from the luminous layer; and

a transmission membrane disposed on the light transmission layer so as to follow contours of the depressions,  
5 and

light from the luminous layer is irradiated so as to pass through the light transmission layer and the transmission membrane.

10 22. A display apparatus according to Claim 21, wherein a surface of the membrane facing away from the light transmission layer is substantially flat.

23. A display apparatus according to Claim 21, wherein a  
15 main component of the membrane is glass.

24. A method of manufacturing a semiconductor light emitting device, comprising steps of:

forming a light transmission layer over a multi-layered  
20 body in which the luminous layer is sandwiched between a plurality of layers, the light transmission layer having depressions on a surface facing away from the luminous layer;  
and

forming a transmission membrane on the light  
25 transmission layer so as to follow contours of the depressions.

25. A method of manufacturing a semiconductor light emitting



device according to Claim 24, wherein a material that forms the membrane contains a luminous substance that is excitable by the light from the luminous layer.

- 5 26. A method of manufacturing a semiconductor light emitting device according to Claim 25, further comprising a step of:  
polishing the membrane after forming the membrane, till a thickness of the membrane becomes such that irradiated light is desirable white light.

10

27. A method of manufacturing a semiconductor light emitting device according to Claim 24, wherein a material that forms the membrane contains one of polyimide, epoxy, and silicone.

- 15 28. A method of manufacturing a semiconductor light emitting device according to Claim 24, wherein a material that forms the membrane contains glass.

29. A method of manufacturing a semiconductor light emitting  
20 device according to Claim 24, wherein  
the light transmission layer includes at least a light transmission substrate, and

the depressions are on a main surface of the light transmission substrate facing away from the luminous layer.

25

30. A method of manufacturing a semiconductor light emitting device according to Claim 29, wherein the light transmission

substrate is formed by a material selected from a group of GaN, SiC, and AlN.

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
27 January 2005 (27.01.2005)

PCT

(10) International Publication Number  
**WO 2005/008791 A2**

(51) International Patent Classification<sup>7</sup>: **H01L 33/00**

(21) International Application Number:  
PCT/JP2004/010244

(22) International Filing Date: 12 July 2004 (12.07.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2003-275454 16 July 2003 (16.07.2003) JP

(71) Applicant (for all designated States except US): MAT-  
SUSHITA ELECTRIC INDUSTRIAL CO., LTD.  
[JP/JP]; 1006, Oazakadoma, Kadoma-shi, Osaka 5718501  
(JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): NAGAI, Hideo.

(74) Agent: NAKAJIMA, Shiro; 6F, Yodogawa 5-Bankan, 2-1  
Toyosaki 3-chome, Kita-ku, Osaka-shi, Osaka 5310072  
(JP).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.


(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,  
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,  
FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI,  
SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,  
GW, ML, MR, NE, SN, TD, TG).

**Published:**

— without international search report and to be republished  
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: SEMICONDUCTOR LIGHT EMITTING DEVICE, METHOD OF MANUFACTURING THE SAME, AND LIGHT-  
ING APPARATUS AND DISPLAY APPARATUS USING THE SAME



(57) Abstract: The present invention aims to provide a semiconductor light emitting device that may be firmly attached to a sub-  
strate with maintaining excellent light emitting efficiency, and a manufacturing method of the same, and a lighting apparatus and  
a display apparatus using the same. In order to achieve the above object, the semiconductor light emitting device according to the  
present invention includes a luminous layer, a light transmission layer disposed over a main surface of the luminous layer, and having  
depressions on a surface facing away from the luminous layer, and a transmission membrane disposed on the light transmission  
layer so as to follow contours of the depressions, and light from the luminous layer is irradiated so as to pass through the light transmission  
layer and the transmission membrane.

FIG.1




FIG.2A




FIG.2B




FIG.3A




FIG.3B




FIG.3C




FIG.3D




FIG. 4E




FIG.4F




FIG. 4G




FIG. 4H




FIG.5A




FIG.5B






FIG.6




FIG.7A




FIG.7B




FIG.8A




FIG.8B




FIG.9




FIG.10





FIG. 11 A



**FIG. 1 1 B**




FIG.12A




FIG.12B




FIG.12C




FIG.12D




FIG.13A




FIG.13B






FIG.14






FIG.16A




FIG.16B




FIG.17A





FIG.17B





FIG.17C





FIG.17D




FIG.18E




FIG.18F




FIG.18G




FIG.18H




FIG.19




FIG.20

